IBM Support

MA46677 - LIC Base Function to Enable Technology Refresh

Subscribe to this APAR

By subscribing, you receive periodic emails alerting you to the status of the APAR, along with a link to the fix after it becomes available. You can track this item individually or track all items by product.

Notify me when this APAR changes.

Notify me when an APAR for this component changes.

 APAR (Authorized Program Analysis Report)

Abstract

LIC Base Function to Enable Technology Refresh

Error Description

To prevent possible system hangs we limit the number of IASP    
pages in each memory pool to 1023/1024'ths of the pages        
available.  To do so requires we keep track of how many IASP    
pages are in each pool.  The cache line containing the counter  
used to keep track of the IASP  pages in each memory pool can  
become hot if it is modified very frequently.                  

Problem Summary

To prevent possible system hangs we limit the number of IASP    
pages in each memory pool to 1023/1024'ths of the pages        
available.  To do so requires we keep track of how many IASP    
pages are in each pool.  The cache line containing the counter  
used to keep track of the IASP  pages in each memory pool can  
become hot if it is modified very frequently.                  

Problem Conclusion

The count of IASP pages will now be kept in the sub pool        
objects.  This will limit the number of updates per counter, so
the cache line containing the counter should not become hot.    

Temporary Fix

Comments

Circumvention


PTFs Available

R720 MF99109 PTF Cover Letter   8249
R730 MF99204 PTF Cover Letter   8025

Affected Modules

         
         

Affected Publications

Summary Information

Status............................................ CLOSED PER
HIPER........................................... No
Component.................................. 9400DG300
Failing Module.......................... RCHMGR
Reported Release................... R720
Duplicate Of..............................




System i Support

IBM disclaims all warranties, whether express or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. By furnishing this document, IBM grants no licenses to any related patents or copyrights. Copyright © 1996,1997,1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018 IBM Corporation. Any trademarks and product or brand names referenced in this document are the property of their respective owners. Consult the Terms of use link for trademark information

[{"Type":"MASTER","Line of Business":{"code":"LOB08","label":"Cognitive Systems"},"Business Unit":{"code":"BU058","label":"IBM Infrastructure w\/TPS"},"Product":{"code":"SWG60","label":"IBM i"},"Platform":[{"code":"PF012","label":"IBM i"}],"Version":"7.3.0"},{"Business Unit":{"code":"BU054","label":"Systems w\/TPS"},"Product":{"code":"SG15Q","label":"APARs - OS\/400 General"},"Component":"","ARM Category":[],"Platform":[{"code":"PF012","label":"IBM i"}],"Version":"V7R2M0;V7R3M0","Edition":"","Line of Business":{"code":"","label":""}}]

Document Information

Modified date:
13 October 2018