POWER7 information

PPCITWR

The failing component is the primary PCI bus under an HSL I/O bridge or RIO adapter in an I/O unit.

Use symbolic FRU PRI_PCI to determine the FRUs and service information.



Send feedback Rate this page

Last updated: Fri, May 18, 2018