100
0
with Tags:
lsr
X
X
All posts
Some Things You Might Not Know About VSAM SMF Type 64 Records
This was originally going to be a different post about VSAM's SMF
64 record, based on a customer situation. But it's morphed into
something else: A round up of "recent" enhancements to the SMF 64
record. "Recent"
is a nice euphemism: Some of these enhancements are 15 years old. But let's start the story at (or at any rate nearer to) the beginning... Back
in the early... [More]
|
I Said "Parallelise Not "Paralyse" Part 4 - Implementation
Now with free map , this is the concluding part of a four part series on batch parallelisation, with especial focus on cloning. In previous parts I discussed: Motivation Classification Issues This part wraps up with thoughts on implementation. I'm going to break it down into: Analysis Making Changes Monitoring While there probably are iterations of this, this is the essential 1-2-3 sequence within... [More]
|
Haven't We Been Here Before?
Well, some of us have. Well before we announced zEnterprise I thought it would be rolled out and adopted in a similar manner to Parallel Sysplex (and to many other technologies - whether mainframe or otherwise). Reading zEnterprise Use Cases Start Rolling In I still think I'm right. And I will admit I needed to see something encouraging like this. Back in the mid 1990's we introduced Parallel... [More]
|
CICS VSAM Buffering
Four score and seven years ago (or so it seems) the Washington Systems Center published a set of mainframe Data-In-Memory studies. These were conducted by performance teams in various IBM labs and were quite instructive and inspiring. I wish I could find the form number (and a fortiori a PDF version) for this book. Anyone? Even hardcopy would be really nice. The reason I mention this is because... [More]
|
Batch Capacity Planning, Part 2 - Memory
I can't believe it's been almost a week since I wrote Batch Capacity Planning, Part 1 - CPU . Where did the time go? Re-reading it I'm struck by the overwhelming theme of Batch's unpredictability and lumpiness. This is true of memory, as well, but to a much lesser degree. Why to a lesser degree? Well, in most systems I look at the memory usage is mostly fairly constant and dominated by big... [More]
|
Memories of Batch LSR
Another trip down memory lane - prompted by the thread on IBM-MAIN of Batch LSR vs Hiperbatch. Batch LSR started out as a prototype by Paul Dorn of the IBM Washington Systems Center. He was contributing to a book on writing a subsystem but also trying to solve a problem with Batch VSAM tuning. So Batch LSR started out as an example of a subsystem. (I don't recall a rash of subsystems written by... [More]
|
