IBM Research-Zurich

In-Memory Computing Using Photonic Memory Devices

Share this post:

Could light be the answer to the future of more energy-efficient and faster computing?

Today, our collaborative team of scientists led by Oxford and IBM Research-Zurich, with colleagues at Exeter and Munster, published a new research paper that points to its potential. Together we have developed an all-optical approach to developing direct in-memory multiplication on an integrated photonic device based on non-volatile multilevel phase-change memories. Electronic phase change memory (PCM) is an emerging non-volatile memory technology that could play a significant role in future computing systems. Using integrated photonic technology will potentially offer attractive solutions for using light to carry out computational tasks on a chip in future.

This concept of implementing in-memory computing on an integrated photonic chip has the ability to further transform the computing landscape, especially since speeds and bandwidths working directly on an optical domain are increased. In a nutshell, this means faster detection, expanded operations, and decreased energy consumption.

Our work is featured in the current issue of the peer-reviewed journal Science Advances.

Overcoming the challenges

Direct multiplication on a photonic chip

In recent years, integrated photonic memories have been widely investigated. However, researchers have not been able to overcome the challenges pertaining to energy switching, speed, and detection latency that arise when carrying out computational tasks on the same device simultaneously implementing memory function. Our research team set out to address these very challenges—a task we accomplished with success.

In our work, we demonstrate the first instance of a photonic computational memory for direct scalar multiplication of two numbers, using a single integrated photonic memory change cell­. Our device relies on the distinct interaction of two pulses, both of which represent a number to be multiplied. One pulsation gives energy above the switching threshold to induce structural changes in the material, and the other below in an integrated photonic waveguide. Going a step further, we then used non-volatile photonic elements based on the phase change material (Ge2Sb2Te5) to achieve direct scalar and matrix-vector multiplication.

Photonic advantages

In-memory computing already breaks the processor-memory dichotomy allowing processing to take place in the memory elements. An electrical implementation of such a system is able to carry out complex tasks such as scalar multiplications, correlation detection, and compressed sensing recovery. Moving from an electrical to an optical domain has even more advantages. In photonic implementations of in-memory computing on an integrated photonic chip, not only do speed and bandwidths increase, detection latency also improves as processing takes place directly on an optical domain using light.

Essentially, our findings confirm the potential of phase-change materials in photonic hardware. We prove that it is possible to combine integrated optics with collocated data storage and processing to enable all-photonic in-memory computations. And by optimizing the ratio of memory cell size to pulse width in our integrated photonic device, we were able to significantly decrease energy consumption. This enables pulse-shaping routes and optimizes the device design to make further gains in energy and speed.

The big picture

Our all-optical approach is not only unique, it is also easy to fabricate and operate. Moreover, it sets the stage for developing fully photonic operating computers. In the grand schemes of things, our work represents a key milestone for optical processing in memory. What’s more, matrix-vector multiplication operations using multiple phase memory cells have the potential to underpin key processing operations in computational areas such as big data analytics and artificial intelligence. But the list does not stop there. Such an architecture could efficiently solve systems of linear equations and advance various other emerging computational areas, including machine learning and deep learning. The next step is to figure out how to neatly scale up matrix sizes on photonic chips — a challenge we are working on right now.


This research was funded by European Union’s Horizon 2020 research and innovation program (Fun-COMP project, #780848), EPSRC (EP/J018694/1, EP/M015173/1, EP/M015130/1), Deutsche Forschungsgemeinschaft (DFG) (PE 1832/2-1) and the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation program (grant agreement No. 682675).


Paper: In-memory computing on a photonic platform

Blog post authors: Abu Sebastian and Harish Bhaskaran

Principal Research Staff Member, IBM Research

Harish Bhaskaran

Professor of Applied Nanomaterials, Oxford University

More IBM Research-Zurich stories

Fine-grained visual recognition for mobile AR technical support

Our team of researchers recently published paper “Fine-Grained Visual Recognition in Mobile Augmented Reality for Technical Support,” in IEEE ISMAR 2020, which outlines an augmented reality (AR) solution that our colleagues in IBM Technology Support Services use to increase the rate of first-time fixes and reduce the mean time to recovery from a hardware disruption.

Continue reading

Using machine learning to solve a dense hydrogen conundrum

Hydrogen is the simplest element in the universe, yet its behavior in extreme conditions such as very high pressure and temperature is still far from being well understood. Dense hydrogen constitutes the bulk of the content of giant gas planets and brown dwarf stars and it’s a material of interest for both fundamental physics and […]

Continue reading

Hardware-aware approach for fault-tolerant quantum computation

Our article “Topological and subsystem codes on low-degree graphs with flag qubits” [1], published in Physical Review X, takes a bottom-up approach to quantum error correcting codes that are adapted to a heavy-hexagon lattice – a topology we implement in our latest 65-qubit Hummingbird (r2) chip, available to IBM Q Network users in the Manhattan-named system.

Continue reading