Skip to main content

Skip over site navigation to main content

developerWorks  >   Multicore acceleration  >   Technical library  >  

Technical library view  RSS for Multicore acceleration

 developerWorks
 Related links:    Redbooks  |  Forums  |  Standards

Filter your search and/or enter a keyword. If you don't filter your search or enter a keyword, the search results will default to all results.

 
 
 
  1 - 5 of 5 results    Hide Summaries
Title   Type   Date  

Table that contains the results that meet the search criteria.

An introduction to compiling for the Cell Broadband Engine architecture, Part 1: A bird's-eye view
This five-part tutorial series helps you understand the Cell Broadband Engine (Cell BE) architecture and gives you a basic intuition for programming issues on it, insight into the compiler challenges presented by it, and an understanding of the techniques and solutions proposed by the IBM compiler. In Part 1, meet the Cell BE processor from a compiler-writer's perspective, and get a bird's-eye view of a number of the unique challenges it poses. Part 1 provides useful background information relevant to the other tutorials in the series. 		Tutorials 07 Feb 2006  
 
An introduction to compiling for the Cell Broadband Engine architecture, Part 5: Managing memory
Fifth and last in the "An introduction to compiling for the Cell Broadband Engine architecture" series, this tutorial discusses techniques for managing data in the local store of the Synergistic Processor Elements (SPEs) of a Cell Broadband Engine (Cell BE) processor. Learn particular techniques such as double-buffering and maintaining a reasonably efficient software cache. 		Tutorials 07 Feb 2006  
 
An introduction to compiling for the Cell Broadband Engine architecture, Part 4: Partitioning large tasks
This tutorial, fourth and penultimate in the "An introduction to compiling for the Cell Broadband Engine architecture" series, discusses ways to partition code to run across the multiple cores available in a Cell Broadband Engine (Cell BE) processor. It gives particular attention to efficient partitioning of code to allow larger programs or data sets to be manipulated using the 256KB of local store available on the Synergistic Processor Elements (SPEs). 		Tutorials 07 Feb 2006  
 
An introduction to compiling for the Cell Broadband Engine architecture, Part 3: Make the most of SIMD
Third in the "An introduction to compiling for the Cell Broadband Engine architecture" series, this tutorial discusses the compiler issues in optimizing code to run efficiently on SIMD-capable processors. In particular, it shows how to optimize code that must run both on the VMX SIMD engine of the PowerPC core of the Cell Broadband Engine (Cell BE) processor, and also on the SIMD-only Synergistic Processor Elements (SPEs). 		Tutorials 07 Feb 2006  
 
An introduction to compiling for the Cell Broadband Engine architecture, Part 2: Optimizing for the SPE
Second in the "An introduction to compiling for the Cell Broadband Engine architecture" series, this tutorial discusses specific issues in optimizing code to run effectively on the Synergistic Processor Elements (SPEs) in the Cell Broadband Engine (Cell BE) processor. 		Tutorials 07 Feb 2006  
 
  1 - 5 of 5 results    Hide Summaries
Not finding what you're looking for? Suggest Content