Book I: PowerPC User Instruction Set Architecture
This book defines the PowerPC® User Instruction Set Architecture. It covers the base instruction set and related facilities available to the application programmer.
Download the PDF (955KB)
Book II: PowerPC Virtual Environment Architecture
This book defines the additional instructions and facilities, beyond those of the PowerPC User Instruction Set Architecture, that are provided by the PowerPC Virtual Environment Architecture. It covers the storage model, related instructions and facilities available to the application programmer, and the Time Base as seen by the application programmer.
Download the PDF (320KB)
Book III: PowerPC Operating Environment Architecture
This book defines the additional instructions and facilities, beyond those of the PowerPC User Instruction Set Architecture and PowerPC Virtual Environment Architecture, that are provided by the PowerPC Operating Environment Architecture. It covers instructions and facilities not available to the application programmer, affecting storage control, interrupts, and timing facilities.
Download the PDF (724KB)
Additional information may be provided in other books that describe a particular processor implementation. Such books may describe approaches to obtaining the best performance, the results produced when a software error is encountered, and so forth.
| Description | Name | Size | Download method |
|---|---|---|---|
| PowerPC Book I | pa-ppcbook1.zip | 955KB | HTTP |
| PowerPC Book II | pa-ppcbook2.zip | 320KB | HTTP |
| PowerPC Book III | pa-ppcbook3.zip | 724KB | HTTP |
Information about download methods
-
See the Power Architecture Book V2.01.
-
Get the latest front-page Power Architecture headlines every weekday on
the on the developerWorks Power Architecture home
page (in a "standard" size browser window, the news items appear in
the lower-right hand corner).
-
For a comprehensive listing of all industry events of interest to the
Power Architecture community, please see the Power
Architecture technology zone's event listings.
-
Keep abreast of all the Power Architecture-related news: Subscribe to the
Power
Architecture Community Newsletter.
Brad Frey is currently Editor-in-Chief of POWER Architecture: PowerPC Processor. He joined IBM in Poughkeepsie, New York in 1984. There he developed custom processor performance models and was responsible for the system performance analysis of the last bipolar S/390® platform. In 1989, he took a system architecture position in Boca Raton to work on IA32 multiprocessing, interrupt and I/O architecture, and led technical exchanges with Intel®. In 1993, he took a system architecture position in Austin to bring industry standard design elements to the RS/6000® product line. He was chief engineer for two pSeries® low-end servers. You can contact him at bradf@us.ibm.com.
Comments (Undergoing maintenance)




